VLSI Design of Multiple Specifications Viterbi Decoder
نویسندگان
چکیده
In wireless communication, the channel state changes repeatedly. In this situation, we select the specification of the Viterbi decoder for the worst case channel state. However, if we select the specification of the Viterbi decoder with such a criterion, the decoder operates inefficiently in the good channel state. In this paper, we propose a specification controllable Viterbi decoder without using adaptive T-algorithm. This decoder provides 21 different specifications and can change its specification dynamically depending on the channel state.
منابع مشابه
Design of Low Power Viterbi Decoder Using Asynchronous Techniques
In today’s digital communication systems, Convolutional codes are broadly used in channel coding techniques. The Viterbi decoder due to its high performance is commonly used for decoding the convolution codes. Fast developments in the communication field have created a rising demand for high speed and low power Viterbi decoders with long battery life, low power dissipation and low weight. Despi...
متن کاملNovel Viterbi decoder VLSI implementation and its performance
This paper presents an advanced, high-speed, and universal-coding-rate Viterbi decoder VLSI implementation. Two novel circuit design schemes have been proposed: “scarce state transition (SST)” and “direct high-coding-rate convolutional code generation and variable-rate Viterbi decoding.” SST makes it possible to omit the final decision circuit and to reduce the required path memory length witho...
متن کاملA VLSI Implementation of a Cascade Viterbi Decoder with Traceback
A novel VLSI implementation of the Viterbi algorithm based on a cascade architecture is presented. Survivor sequence memory management is implemented using a new single read pointer traceback technique. The overall design for a 16-qtate, rate 1/2 decoder requires about 26000 transistors and a core area of 8.5 mma in a 1.2 pm two-level metal CMOS technology.
متن کاملAn Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates
Convolutional codes are comprehensively used as Forward Error Correction (FEC) codes in digital communication systems. For decoding of convolutional codes at the receiver end, Viterbi decoder is often used to have high priority. This decoder meets the demand of high speed and low power. At present, the design of a competent system in Very Large Scale Integration (VLSI) technology requires these...
متن کاملLow Power Adaptive Viterbi Decoder Design for Trellis Coded Modulation
By using viterbi decoder the power can be reduced according to number of stages used in each block. The efficient way to reduce data corruption in digital communication channels using various decoding algorithm. Although hardware implementations of decoding algorithms, (i.e.,) Viterbi algorithm, have shown good noise tolerance for error-correcting codes, these hardware implementations require a...
متن کامل